

TC54H1024AP/AF-85, -10

1 MEGA BIT (65,536 WORD \times 16 BIT)

CMOS ONE TIME PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION

The TC54H1024AP / AF is a 65,536 word \times 16 bit one time programmable read only memory, and molded in a 40 pin plastic package.


TC54H1024AP / AF is fabricated with the CMOS technology. Advanced circuit techniques provide both high speed and low power features with a maximum operating current of 40mA/1MHz.

The electrical characteristics and programming method are the same as U.V.EPROM TC57H1024AD. Once programmed, the TC54H1024AP / AF can not be erased because of using plastic package without transparent window.

FEATURES

- Peripheral circuit : CMOS
- Memory cell : N-MOS
- Fast access time
 - TC54H1024AP / AF-85 : 85ns
 - TC54H1024AP / AF-10 : 100ns
- Low power dissipation
 - Active : 40mA/1MHz
 - Standby : 100 μ A
- Single 5V power supply
- Full static operation
- High speed programming operation : tpw 0.1ms
- Input and output TTL compatible
- JEDEC standard 40 pin
- TC54H1024AP : DIP40 – P – 600
- TC54H1024AF : SOP40 – P – 525


PIN CONNECTION (TOP VIEW)



PIN NAMES

A0~A15	Address Inputs
D0~D15	Outputs (Inputs)
\overline{CE}	Chip Enable Input
\overline{OE}	Output Enable Input
PGM	Program Control Input
V _{CC}	V _{CC} Supply Voltage
V _{PP}	Program Supply Voltage
V _{SS}	Ground
NC	No Connection

BLOCK DIAGRAM



MODE SELECTION

MODE \ PIN	CE	OE	PGM	V _{PP}	V _{CC}	D0~D15	Power
Read	L	L	H	5V	5V	Data Out	Active
Output Deselect	*	H	*			High Impedance	
Standby	H	*	*				Standby
Program	L	H	L	12.75V	6.25V	Data In	Active
Program Inhibit	H	*	*			High Impedance	
Program Verify	L	H	H			Data Out	

*...H or L

MAXIMUM RATINGS

SYMBOL	CHARACTERISTIC	RATING	UNIT
V _{CC}	V _{CC} Power Supply Voltage	- 0.6~7.0	V
V _{PP}	Program Supply Voltage	- 0.6~14.0	V
V _{IN}	Input Voltage	- 0.6~7.0	V
V _{IN} (A9)	Input Voltage (A9)	- 0.6~13.5	V
V _{I/O}	Input/Output Voltage	- 0.6~V _{CC} + 0.5	V
P _D	Power Dissipation	1.0	W
T _{SOLDER}	Soldering Temperature Time	260 · 10	°C · sec
T _{strg}	Storage Temperature	- 65~125	°C
T _{opr}	Operating Temperature	0~70	°C

TC54H1024AP/AF-85, -10

READ OPERATION

AC/DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	CHARACTERISTIC	TC54H1024AP / AF-85/10
Ta	Ambient Temperature	0~70°C
V _{CC}	V _{CC} Power Supply Voltage	5V ± 5%
V _{PP}	V _{PP} Power Supply Voltage	0V~V _{CC} + 0.6V

DC AND OPERATING CHARACTERISTICS

SYMBOL	CHARACTERISTIC	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} = 0~V _{CC}	–	–	± 10	μA
I _{CCO}	Operating Current	$\overline{CE} = 0V$ I _{OUT} = 0mA	–	–	60	mA
		t _{cycle} 85ns t _{cycle} 1μs	–	–	40	
I _{CCS1}	Standby Current	$\overline{CE} = V_{IH}$	–	–	1	mA
I _{CCS2}		$\overline{CE} = V_{CC} - 0.2V$	–	–	100	
V _{IH}	Input High Voltage	–	2.2	–	V _{CC} + 0.3	V
V _{IL}	Input Low Voltage	–	– 0.3	–	0.8	V
V _{OH}	Output High Voltage	I _{OH} = – 400μA	2.4	–	–	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA	–	–	0.4	V
I _{PP1}	V _{PP} Current	V _{PP} = 0V~V _{CC} + 0.6V	–	–	± 10	μA
I _{LO}	Output Leakage Current	V _{OUT} = 0.4V~V _{CC}	–	–	± 10	μA

AC CHARACTERISTICS

SYMBOL	CHARACTERISTIC	TC54H1024AP/AF-85		TC54H1024AP/AF-10		UNIT
		MIN.	MAX.	MIN.	MAX.	
t _{ACC}	Address Access Time	–	85	–	100	ns
t _{CE}	\overline{CE} to Output Valid	–	85	–	100	
t _{OE}	\overline{OE} to Output Valid	–	45	–	50	
t _{DF1}	\overline{CE} to Output in High-Z	–	30	–	50	
t _{DF2}	\overline{OE} to Output in High-Z	–	30	–	50	
t _{OH}	Output Data Hold Time	5	–	10	–	

AC TEST CONDITIONS


Output Load : 1 TTL Gate and C_L = 100pF
 Input Pulse Rise and Fall Times : 10ns Max.
 Input Pulse Levels : 0.45V to 2.4V
 Timing Measurement Reference Levels: Inputs 0.8V and 2.2V Outputs 0.8V and 2.0V

CAPACITANCE *(Ta=25°C, f=1MHz)

SYMBOL	CHARACTERISTIC	TEST CONDITION	MIN.	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	—	16	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	—	16	

* This characteristic is periodically sampled and is not 100% tested.

TIMING WAVEFORMS (READ)



HIGH SPEED PROGRAM OPERATION

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	CHARACTERISTIC	MIN.	TYP.	MAX.	UNIT
V_{IH}	Input High Voltage	2.2	—	$V_{CC} + 0.3$	V
V_{IL}	Input Low Voltage	-0.3	—	0.8	V
V_{CC}	V_{CC} Power Supply Voltage	6.00	6.25	6.50	V
V_{PP}	V_{PP} Power Supply Voltage	12.50	12.75	13.00	V

DC AND OPERATING CHARACTERISTICS($T_a = 25 \pm 5^\circ\text{C}$, $V_{CC} = 6.25\text{V} \pm 0.25\text{V}$, $V_{PP} = 12.75\text{V} \pm 0.25\text{V}$)

SYMBOL	CHARACTERISTIC	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I_{LI}	Input Current	$V_{IN} = 0 \sim V_{CC}$	—	—	± 10	μA
V_{OH}	Output High Voltage	$I_{OH} = -400\mu\text{A}$	2.4	—	—	V
V_{OL}	Output Low Voltage	$I_{OL} = 2.1\text{mA}$	—	—	0.4	V
I_{CC}	V_{CC} Supply Current	—	—	—	50	mA
I_{PP2}	V_{PP} Supply Current	$V_{PP} = 13.0\text{V}$	—	—	100	mA

AC PROGRAMMING CHARACTERISTICS($T_a = 25 \pm 5^\circ\text{C}$, $V_{CC} = 6.25\text{V} \pm 0.25\text{V}$, $V_{PP} = 12.75\text{V} \pm 0.25\text{V}$)


SYMBOL	CHARACTERISTIC	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t_{AS}	Address Setup Time	—	2	—	—	μs
t_{AH}	Address Hold Time	—	2	—	—	μs
t_{CES}	\overline{CE} Setup Time	—	2	—	—	μs
t_{CEH}	\overline{CE} Hold Time	—	2	—	—	μs
t_{DS}	Data Setup Time	—	2	—	—	μs
t_{DH}	Data Hold Time	—	2	—	—	μs
t_{VS}	V_{PP} Setup Time	—	2	—	—	μs
t_{PW}	Program Pulse Width	—	0.095	0.1	0.105	ms
t_{OE}	\overline{OE} to Output Valid	—	—	—	500	ns
t_{DF2}	\overline{OE} to Output in High-Z	$\overline{CE} = V_{IL}$	—	—	150	ns
t_{OES}	\overline{OE} Setup Time	—	2	—	—	μs

AC TEST CONDITIONS

- Output Load : 1 TTL Gate and $C_L = 100\text{pF}$
- Input Pulse Rise and Fall Times : 10ns Max.
- Input Pulse Levels : 0.45V and 2.4V
- Timing Measurement Reference Levels: Inputs 0.8V and 2.2V, Outputs 0.8V and 2.0V

HIGH SPEED PROGRAM OPERATION

TIMING CHART



- Note :
1. V_{CC} must be applied simultaneously or before V_{pp} and cut off simultaneously or after V_{pp} .
 2. Removing the device from socket and setting the device in socket with $V_{pp}=12.75V$ may cause permanent damage to the device.
 3. The V_{pp} supply voltage is permitted up to 14V for program operation, so the voltage over 14V should not be applied to the V_{pp} terminal.
When the switching pulse voltage is applied to the V_{pp} terminal, the overshoot voltage of its pulse should not be exceeded 14V.

TC54H1024AP/AF-85, -10

OPERATION INFORMATION

The TC54H1024AP / AF's six operation modes are listed in the following table.

Mode selection can be achieved by applying TTL level signal to all inputs.

MODE		PIN	\overline{CE}	\overline{OE}	\overline{PGM}	V_{PP}	V_{CC}	D0~D15	Power
READ OPERATION	Read		L	L	H	5V	5V	Data Out	Active
	Output Deselect		*	H	*			High Impedance	Standby
	Standby		H	*	*				
PROGRAM OPERATION	Program		L	H	L	12.75V	6.25V	Data In	Active
	Program Inhibit		H	*	*			High Impedance	
			L	H	H				
	Program Verify		L	L	H			Data Out	

Note : H... V_{IH} , L... V_{IL} , *... V_{IH} or V_{IL}

READ MODE

The TC54H1024AP / AF has three control functions. The chip enable (\overline{CE}) controls the operation power and should be used for device selection.

The output enable (\overline{OE}) controls the output buffers, independent of device selection. Assuming that $\overline{CE} = \overline{OE} = V_{IL}$ and $\overline{PGM} = V_{IH}$, the output data is valid at the output after address access time from stabilizing of all addresses.

The \overline{CE} to output valid (t_{CE}) is equal to the address access time (t_{ACC}).

Assuming that $\overline{CE} = V_{IL}$, $\overline{PGM} = V_{IH}$ and all addresses are valid, the output data is valid at the outputs after t_{OE} from the falling edge of \overline{OE} .

OUTPUT DESELECT MODE

Assuming that $\overline{CE} = V_{IH}$ or $\overline{OE} = V_{IH}$, the outputs will be in a high impedance state. So two or more ROMs can be connected together on a common bus line.

When \overline{CE} is decoded for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TC54H1024AP / AF has a low power standby mode controlled by the \overline{CE} signal.

By applying a high level to the \overline{CE} input, the TC54H1024AP / AF is placed in the standby mode which reduce the operating current to 100 μ A by applying MOS-high level (V_{CC}) and then the outputs are in a high impedance state, independent of the \overline{OE} inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TC54H1024AP / AF are in the "1" state which is erased state.

Therefore the program operation is to introduce 0's data into the desired bit locations by electrically programming.

The levels required for all inputs are TTL. The TC54H1024AP / AF can be programmed any location at anytime -- either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that the desired data is correctly programmed on the programmed bits.

The verify is accomplished with \overline{OE} and \overline{CE} at V_{IL} and \overline{PGM} at V_{IH} .

PROGRAM INHIBIT MODE

Under the condition that the program voltage (+12.75V) is applied to V_{PP} terminal, a high level \overline{CE} or \overline{PGM} input inhibits the TC54H1024AP / AF from being programmed.

Programming of two or more EPROMs in parallel with different data is easily accomplished. That is, all inputs except for \overline{CE} or \overline{PGM} may be commonly connected, and a TTL low level program pulse is applied to the \overline{CE} and \overline{PGM} of the desired device only and TTL high level signal is applied to the other devices.

HIGH SPEED PROGRAM OPERATION

The device is set up in the high speed programming mode when the programming voltage (+12.75V) is applied to the V_{PP} terminal with $V_{CC}=6.25V$ and $\overline{PGM}=V_{IH}$.


The programming is achieved by applying a single TTL low level 0.1ms pulse the \overline{PGM} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of 0.1ms is applied and then programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

When programming has been completed, the data in all addresses should be verified with $V_{CC}=V_{PP}=5V$.

HIGH SPEED PROGRAM OPERATION

FLOW CHART



ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC54H1024AP/AF which identifies it's manufacturer and device type.

The programming equipment may read out manufacturer code and device code from TC54H1024AP/AF by using this mode before program operation and automatically set program voltage (V_{pp}) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to V_{IL} in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to V_{IH} .

These two codes possess an odd parity with the parity bit of (D7).

The following table shows electric signature of TC54H1024AP/AF.

SIGNATURE	PINS	A ₀	D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	HEX DATA
Manufacturer Code	V_{IL}		*	*	*	*	*	*	*	*	1	0	0	1	1	0	0	0	**98
Device Code	V_{IH}		*	*	*	*	*	*	*	*	1	0	0	0	1	0	0	1	**89

Notes: A9=12V±0.5V, A₁–A₈, A₁₀–A₁₅, \overline{CE} , \overline{OE} = V_{IL} , \overline{PGM} = V_{IH}

*: Don't care